## arm Research

# The Semantics of Transactions and Weak Memory in x86, Power, ARM, and C++ 

Nathan Chong, Tyler Sorensen, John Wickerson
June 2018


Tyler Sorensen


John Wickerson

## Transactions

## Weak Memory

## Transactions

## Weak Memory

The promise of scalable performance without programmer pain

## Transactions

The promise of scalable performance without programmer pain

Making sense of microarchitecture that breaks programmer intuition

## Contributions

Clarify interplay between transactions and weak memory
for x86, Power, Armv8, and C++
using axiomatic semantics and automated tool support
Resulting in the discovery of
Unsoundness of lock elision wrt an Armv8 spinlock impl. (this talk)
Ambiguity in Power TM specification
Proposed simplification to C++ TM specification
... (more in paper)

TM-aware Memalloy [Wickerson et al., POPL 2017]

Axiomatic Armv8 model with TM $+$
Lock elision

$$
+
$$

Armv8 spinlock impl.
$\downarrow$
TM-aware Memalloy [Wickerson et al., POPL 2017]

Axiomatic Armv8 model with TM
+
Lock elision
+

Armv8 spinlock impl.
$\downarrow$
TM-aware Memalloy [Wickerson et al., POPL 2017]


Counterexample

## // Initially, v == 0


// Can v == 2?
// A violation of mutual exclusion
// Initially, v == 0
Serialise:
// v == 0
P0 | P1
lock() | lock()
v := v + 2 | v := 1 unlock() | unlock()

$$
v:=v+2
$$

$$
v:=1
$$

$$
\text { // v == } 1
$$

// Can v == 2?
// A violation of mutual exclusion
// Initially, v == 0
Serialise:

$$
/ / v==0
$$

| P0 | P1 |
| :--- | :--- |
| $\operatorname{lock}()$ | $\operatorname{lock}()$ |
| $v:=v+2$ | $\vee:=1$ |
| unlock() | unlock() |

$$
v:=1
$$

$$
v:=v+2
$$

$$
/ / v==3
$$

// Can v == 2?
// A violation of mutual exclusion


## Addr of $v$



## Lock elision [Rajwar and Goodman, MICRO 2001]

$$
\begin{aligned}
& \text { tx \{ } \\
& \text { lock() } \\
& \text { if (lock taken) txabort() } \\
& \text { <crit> } \\
& \text { unlock() } \\
& \text { <crit> } \\
& \text { \} Add lock variable to read-set }
\end{aligned}
$$

## lock()

Addr of $v$

ADD W5,W5,\#2
STR W5,[X0] unlock()

## lock()



LDR W5,[X0]
MOV W7, \#1
| STR W7,[X0]

## lock()

## Addr of $v$

## lock()

Addr of $v$
Lock addr

LDR W5,[X0] | MOV W7,\#1 ADD W5,W5,\#2 | STR W7,[X0] STR W5,[X0] unlock()

LDR W6,[X1] TXABORT

Crit:

## Addr of $v$ <br> Lock addr

instructions
Hypothetical, but representative TM

Compare-Branch-on-Zeró Jump to Crit if lock is free; otherwise abort to fail-handler (omitted)

## TXBEGIN

LDR W6,[X1]
CBZ W6,Crit TXABORT

## Crit:

MOV W7,\#1
STR W7,[X0]

## TXEND

## lock()

## Addr of $v$

Lock addr

TXBEGIN
I LDR W6,[X1]
| CBZ W6,Crit
I TXABORT
| Crit:
LDR W5,[X0]
MOV W7,\#1
STR W7,[X0]
$\square$

ADD W5,W5,\#2

STR W5,[X0] | unlock()
| TXEND

## Arm spinlock [Arm arch. reference manual, K9.3]

## Arm spinlock [Arm arch. reference manual, K9.3]

Lock addr

lock()<br><crit><br>unlock()

Loop:
LDAXR W2,[X1]
CBNZ W2,Loop
MOV W3,\#1
STXR W4,W3,[X1]

Atomically update
lock from
free to
taken
CBNZ W4,Loop
<crit>
STLR WZR, [X1] ] Unlock

## Arm spinlock [Arm arch. reference manual, K9.3]

Loop:
Lock addr
LDAXR W2,[X1]
CBNZ W2, Loop
$\begin{array}{lll}\text { Excl load/store pair } & \text { MOV } & \text { W3, \#1 } \\ \sim \text { Compare-and-swap } & \text { STXR } & \text { W4, W3, [X1] }\end{array}$
CBNZ W4, Loop …...... Excl status
<crit> $\quad W 4==0$
STLR WZR,[X1]

## Arm spinlock [Arm arch. reference manual, K9.3]

Store-excl succeeds if it is the immediate coherence successor of the write read-from by the loadexcl [Sarkar et al., PLDI 2012]

STLR WZR,[X1]
(success)

## Arm spinlock [Arm arch. reference manual, K9.3]

Store-excl succeeds if it is the immediate coherence successor of the write read-from by the loadexcl [Sarkar et al., PLDI 2012]

read-excl<br>read-modifywrite<br>write-excl

## STLR WZR,[X1]

(success)
arm Research

## Arm spinlock [Arm arch. reference manual, K9.3]

Store-excl succeeds if it is the immediate coherence successor of the write read-from by the loadexcl [Sarkar et al., PLDI 2012]


## STLR WZR,[X1]

(success)

## Arm spinlock [Arm arch. reference manual, K9.3]

Store-excl succeeds if it is the immediate coherence successor of the write read-from by the loadexcl [Sarkar et al., PLDI 2012]


## Arm spinlock [Arm arch. reference manual, K9.3]

Loop:
Lock addr
LDAXR W2,[X1]
CBNZ W2, Loop .-...-...-. Spin if lock
MOV W3,\#1 taken
STXR W4,W3,[X1]
CBNZ W4, Loop ----.-.- Spin if excl
<crit>
STLR WZR,[X1] update failed

## Arm spinlock [Arm arch. reference manual, K9.3]

Loop:
Lock addr
LDAXR W2,[X1]
CBNZ W2, Loop
Unlock by writing 0;
WZR = zero
register
MOV W3, \#1
STXR W4,W3,[X1]
CBNZ W4,Loop
<crit>
STLR `WZR, [X1]

## Arm spinlock [Arm arch. reference manual, K9.3]

Loop:
Lock addr
LDAXR W2,[X1]


## Arm spinlock [Arm arch. reference manual, K9.3]

Read-acquire ordered-before any program-order successor

Any program-order predecessor ordered-before a write-release
[Arm arch. reference manual, B2.3]

lock()
Addr of $v$
Lock addr


## TXBEGIN

LDR W6,[X1] CBZ W6,Crit TXABORT

## Crit:

MOV W7, \#1
STR W7,[X0]
|
| TXEND

| Addr of $v$ | Loop: |  | TXBEGIN |
| :---: | :---: | :---: | :---: |
|  | LDAXR | W2, [X1] | LDR W6,[X1] |
|  | CBNZ | W2,Loop | CBZ W6, Crit |
| Lock addr | MOV | W3, \#1 | TXABORT |
|  | STXR | W4, W3, [X1] |  |
|  | CBNZ | W4, Loop | Crit: |
|  | LDR | W5, [X0] | MOV W7, \#1 |
|  | ADD | W5, W5, \#2 | STR W7, [X0] |
|  | STR | W5, [X0] |  |
|  | STLR | WZR,[X1] | TXEND |

```
lock() | lock()
v := v + 2 | v := 1
unlock() | unlock()
```

A program combining transactions and weak memory

## Can $v==2$ (violate mutual exclusion)?

```
Loop:
    LDAXR W2,[X1]
    CBNZ W2,Loop
lock = 0 MOV W3,#1
STXR W4,W3,[X1]
CBNZ W4,Loop | Crit:
LDR W5,[X0]
ADD W5,W5,#2
STR W5,[X0]
STLR WZR,[X1]
```

$$
v=0
$$

lock $=0$

## Loop:

LDAXR W2,[X1]
CBNZ W2,Loop
MOV W3,\#1
STXR W4,W3,[X1]
CBNZ W4,Loop | Crit:
LDR W5,[X0]
ADD W5,W5,\#2
STR W5,[X0]
STLR WZR,[X1]

TXBEGIN
LDR W6, [X1]
CBZ W6,Crit
TXABORT

MOV W7,\#1
STR W7,[X0]

TXEND

|  | Loop: |  | TXBEGIN |
| :---: | :---: | :---: | :---: |
|  | 1 LDAXR | W2, [X1] | LDR W6, [X1 |
|  | CBNZ | W2,Loop | CBZ W6, Crit |
| lock = 0 | MOV | W3, \#1 | TXABORT |
| W2 = 0 | STXR | W4, W3, [X1] |  |
|  | CBNZ | W4, Loop | Crit: |
|  | LDR | W5, [X0] | MOV W7,\#1 |
|  | ADD | W5, W5, \#2 | STR W7, [X0] |
|  | STR | W5, [ $\mathrm{X0}$ ] |  |
|  | STLR | WZR, [X1] | TXEND |


| $v=0$ | (Loop: |  | TXBEGIN |
| :---: | :---: | :---: | :---: |
|  | 1 LDAXR | W2, [ X 1 ] | LDR W6, [ X 1 |
|  | CBNZ | W2,Loop | CBZ W6, Cri |
| lock = 0 | MOV | W3, \#1 | TXABORT |
| W2 = 0 | STXR | W4, W3, [X1] |  |
|  | CBNZ | W4, Loop | Crit: |
| W5 = 0 | (2 LDR | W5, [ $\mathrm{X0}$ ] | MOV W7, \#1 |
|  | ADD | W5, W5, \#2 | STR W7, [X0] |
|  | STR | W5, [ $\mathrm{X0}$ ] |  |
|  | STLR | WZR, [ $\mathrm{X1}$ ] | TXEND |



## STLR WZR,[X1] | TXEND



## STLR WZR,[X1] | TXEND

It is "the [Arm] architecture's intention to allow store exclusives
to promise success/failure very early"

Armv8 flat operational model [Pulte et al., POPL 2018]

| $v=0$ | (Loop: |  | TXBEGIN |
| :---: | :---: | :---: | :---: |
|  | 1 LDAXR | W2, [ X 1 ] | LDR W6, [ X 1 |
|  | CBNZ | W2,Loop | CBZ W6, Cri |
| lock = 0 | MOV | W3, \#1 | TXABORT |
| W2 = 0 | STXR | W4, W3, [X1] |  |
|  | CBNZ | W4, Loop | Crit: |
| W5 = 0 | (2 LDR | W5, [ $\mathrm{X0}$ ] | MOV W7, \#1 |
|  | ADD | W5, W5, \#2 | STR W7, [X0] |
|  | STR | W5, [ $\mathrm{X0}$ ] |  |
|  | STLR | WZR, [ $\mathrm{X1}$ ] | TXEND |



arm Research

| $v=2$ | Loop: <br> 1 LDAXR W2, [X1] |  | TXBEGIN3 LDR W6, [X1] |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
|  | CBNZ | W2,Loop | CBZ W6, Crit |
| lock $=$ | MOV | W3,\#1 | TXABORT |
|  | 4 STXR | W4, W3, [X1] |  |
|  | CBNZ | W4, Loop | Crit: |
|  | (2) LDR | W5, [x0] | MOV |
| 2 | ADD | W5, W5, \#2 | STR W7, [X0] |
| W6 $=0$ | S'STR | W5, [ XO ] |  |
| 7 = | LR | WZR, [X1] | TXEN |

arm Research

This Armv8 acquire-exclusive spinlock is safe, individually

Elided locks using only transactions are safe, individually

The combination is unsound: the characteristic that makes this spinlock safe (the lock variable must be written-to) is exactly the feature that lock elision takes advantage of
"[the] correctness [of lock elision] is guaranteed without any dependence on memory ordering"
[Rajwar and Goodman, MICRO 2001]

$$
v=0
$$

$$
\text { lock }=0
$$

Loop:
1 LDAXR W2, [X1]
CBNZ W2,Loop
MOV W3, \#1
STXR W4,W3,[X1]
CBNZ W4,Loop
(2 LDR W5,[X0]
ADD W5,W5,\#2
STR W5,[X0]
STLR WZR,[X1]

## A seven(teen) year-old counterexample

2001: Rajwar and Goodman introduce lock elision

2011: Acquire-release introduced to Armv8

2018: Lock elision counterexample

Replace excls .-... Loop:
with v8.1 AL 气 LDÅXR W2, [X1]
(acq-rel)
atomic
CBNZ W2,Loop

MOV W3,\#1
STXXR W4,W3,[X1]
CBNZ W4,Loop
W5, [X0]
ADD W5,W5,\#2
STR W5,[X0]
STLR WZR,[X1]

TXBEGIN
LDR W6,[X1] CBZ W6, Crit TXABORT

Crit:
MOV W7, \#1 STR W7,[X0]

TXEND

## Key ideas and related work

Axiomatic framework and tools [Alglave et al., TOPLAS 2014]

Memalloy tool for automatically comparing memory models [Wickerson et al., POPL 2017]

Litmus test minimality [Lustig et al., ASPLOS 2017]
$\rightarrow$ Automated tool support for empirical testing and bounded verification
"Transactions in Relaxed Memory Architectures", [Dongol et al., POPL 2018]
https://bit.ly/2xJvbcT

## Our paper

TM extensions of x86, Power, Armv8, and C++ axiomatic memory models
Formal models backed by automated tooling for
Synthesis of minimal tests for empirical testing
Bounded verification of TM-related transformations and properties
Resulting in the discovery of
Unsoundness of lock elision wrt an Armv8 spinlock impl.
Ambiguity in Power TM specification
Proposed simplification to C++ TM specification
... (more in paper)

## References

Alglave et al., "Herding Cats: Modelling, Simulation, Testing, and Data-mining for Weak Memory", TOPLAS 2014

Arm, "ARMv8 Architecture Reference Manual"
Cain et al., "Robust Architectural Support for Transactional Memory in the Power Architecture", ISCA 2013

Dongol et al., "Transactions in Relaxed Memory Architectures", POPL 2018

Gharachorloo et al., "Memory consistency and event ordering in scalable shared-memory multiprocessors", ISCA 1990

Lustig et al., "Automated Synthesis of Comprehensive Memory Model Litmus Test Suites", ASPLOS 2017

Pulte et al., "Simplifying ARM Concurrency: Multicopy-atomic Axiomatic and Operational Models for ARMv8", POPL 2018

Rajwar and Goodman, "Speculative Lock Elision: Enabling Highly Concurrent
Multithreaded Execution", MICRO 2001
Sarkar et al., "Synchronising C/C++ and POWER", PLDI 2012

Wickerson et al., "Automatically Comparing Memory Consistency Models", POPL 2017

## Acknowledgements

We are grateful to Stephan Diestelhorst, Matt Horsnell, and Grigorios Magklis for extensive discussions of TM in general, and how it might interact with the Armv8 architecture memory model, to Nizamudheen Ahmed and Vishwanath HV for RTL testing, and to Peter Sewell for letting us access his Power machine.

We thank the following people for their insightful comments on various drafts of this work: Mark Batty, Andrea Cerone, George Constantinides, Stephen Dolan, Alastair Donaldson, Brijesh Dongol, Hugues Evrard, Shaked Flur, Graham Hazel, Radha Jagadeesan, Jan Kończak, Dominic Mulligan, Christopher Pulte, Alastair Reid, James Riely, the anonymous PLDI reviewers, and our shepherd, Julian Dolby.

This work was supported by an Imperial College Research Fellowship and the EPSRC (EP/K034448/1).

